OP-AMPS
IC's
Digital
Logic and Logic gates
MORE LOGIC!
100

These are the names of the 2 inputs of an OP-AMP

Inverting, Non-inverting

100

This IC package style has only one row of terminals

SIP

100

If the state of an input or output is LOW what number is associated with this?

0

100

This logic gate will produce a high only when all of its inputs are high

AND gate

100

This logic device has many outputs, but only one input

Demux

200

This is how many degrees out of phase that the output is in relation to the input if using negative feedback.

180degrees

200

This IC mounting type uses "gull wing" style pins that sit on top of the area they are to be soldered to

SMT

200

This is the base of the Octal numbering system

8
200

This logic gate will produce a high output when ONLY ONE of its inputs is high

XOR

200

Which logic gate operates similarly to two switches in parallel?

OR gate

300
This is the purpose of the V+ and V- terminals of an OP-AMP

Sets output operating range

300

The style of IC packaging used in lab class for breadboarding

THT
Through hole technology

300

The letter that represents 12 in a Hexadecimal system

C

300

This logic family is extremely voltage sensitive

CMOS


300

The Abbreviation TTL stands for this

Transistor Transistor logic

400

What is the gain of a Voltage follower?

Unity

400

This IC will have many pins located on the underside of the IC

Array

400

A single "1" in binary is referred to as this

Bit

400

This logic family operates on a +5v signal

TTL

400

A two input AND gate has its output tied to a NOT gate and is the equivalent of this single logic gate

NAND

500

This is the golden rule of op amps when using negative feedback.

Output will always try to make both inputs match

500
This is how IC pin #'s are determined

start at circle or notch and count up in a counter clockwise fashion

500

This is what we refer to a grouping of 4 bits as

Nibble

500

A pull down resistor is terminated between these two points

Logic input and ground

500

This type of logics output is determined by the current and previous states of inputs.

Sequential

M
e
n
u