Sequential Logic
This type of circuit depends on both current inputs and past history (stored state)
Sequential circuit
This block is used to describe combinational logic and automatically infers sensitivity lists.
always_comb
This diagram uses circles for states and arrows for transitions to represent system behavior.
FSM diagram
This signal enables a register or counter to update its value only when it is active, effectively controlling when state changes occur.
enable
7
This distinguishes circuits that update only on clock edges versus those that respond immediately to input changes.
This block is specifically used for sequential logic triggered by clock edges.
always_ff
In this type of FSM, outputs depend on both current state and inputs.
Mealy machine
This input on many counters or registers allows the circuit to be set back to a known initial state, often all zeros.
reset/clear
The second planet from the sun
Venus
This basic memory element has two inputs labeled S and R and can store one bit.
SR latch
This symbol is used to assign a value in a continuous assignment statement.
=
In this type of FSM, outputs depend only on the current state.
Moore machine
This circuit advances through a predefined sequence of states, often used for counting events.
counter
What year did WWI end?
1918
These tables specify the required inputs to move a flip-flop from a present state to a desired next state.
excitation tables
This keyword is used to declare a hardware module in SystemVerilog.
module
This step in FSM design converts symbolic states into binary values so they can be implemented using flip-flops.
binary encoding
This sequential circuit shifts stored data left or right on each clock pulse.
shift-register
Koalas are classified under this infraclass
Marsupial
This type of flip-flop captures the input value only at a specific clock transition
edge-triggered D flip-flop
This data type is commonly used to represent a single binary value (0 or 1) in SystemVerilog.
logic
A fully specified FSM must define this for every state and every possible input combination.
transitions and outputs
Designing a counter typically requires determining flip-flop inputs using these, derived from desired state transitions.
excitation tables