Follow Data
Clock Cycles and Timing
100

During the fetch phase, the instruction is copied from memory into this register.

What is the Instruction Register (IR)?

100

This signal synchronizes all operations inside the CPU.

What is the clock signal?

200

This register provides the memory address from which the next instruction is fetched.

What is the Program Counter (PC)?

200

The time between two consecutive clock pulses is called one ___.

What is a clock cycle?

300

During instruction fetch, the value of the Program Counter is first placed into this register before accessing memory.

What is the Memory Address Register (MAR)?

300

In a single-cycle CPU, each instruction completes in exactly this many clock cycles.

What is one clock cycle?

400

After memory is accessed, the fetched instruction travels through this register before reaching the Instruction Register.

What is the Memory Data Register (MDR)?

400

In a multi-cycle CPU, simpler instructions typically use this compared to complex instructions.

What are fewer clock cycles?

500

In an ADD instruction, operands are typically read from registers and sent to this unit for computation.

What is the Arithmetic Logic Unit (ALU)?

500

This term describes the number of clock cycles required to complete an instruction.

What is CPI (Cycles Per Instruction)?